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PC 与 FPGA 软件无线电平台的两项关键技术；其次分别介绍数字前端及千兆以
太网(GE)接口的原理及实现，并提出灵活可重配置的数字前端实现方案，它通过
























 People’s rapid growth demand for wireless communication services has greatly 
contributed to the rapid development of wireless communication technologies. 
Software defined radio (SDR) is a type of design method to implement signal 
processing by software for wireless communication systems. Due to the advantages of 
its re-configurability,scalability, low cost and flexibility, General-purpose processor 
(GPP)-based SDR has became one of the design mainstream of future wireless 
communication systems 
 In GPP-based SDR systems, the major components generally include personal 
computer (PC) and Field Programmable Gate Array (FPGA). In order to process 
wideband, multi-band and multi-mode signals, the sampling rate of analog-digigtal 
convertor (ADC) needs to be set to very high frequency, for the sake of overcoming 
the difficulties of  the baseband processing, the FPGA-based digital front-end 
requires flexible, re-configurable capabilities to adapt sampling rates and filters, 
which builds up the first key technique investigated in this thesis. In order to transfer 
baseband signals from PC to FPGA, or feedback control signals from PC to FGPA for 
on-line configuration, the high-speed transmission channel between FPGA and PC 
should be established. The Gigabit Ethernet (GE) interface is chosen as this channel, 
which is the second key technique in this thesis.  
Firstly, the basic ideas of SDR and the hardware platform used in the projects are 
introduced, and the two key technologies of PC and FPGA based SDR are proposed. 
Then the principles and implementations of digital front-end and GE interface are 
presented, in which a flexible and reconfigurable digital front-end scheme is proposed. 
In above digital front-end scheme, the on-line configuration is implemented by 
performing PC’s software configuration instructions through GE interface to meet the 
requirements of different communication systems. Finally, considering the constraints 
of hardware and software resources, processing capabilities and interfaces in SDR 














guides to a function-partition example in actual projects. 
The wideband digital front-end and GE interface modules designed in this thesis 
are both verified by the simulation tools (modelsim) and hardware trials, which meet 
the actual requirements of several projects. All the above achievements have been 
used in two Geosynchronous Orbit (GEO) Satellites digital transceiver projects, and 
also been applied in the national 863 key project-“Fundamentals Research, 
Development and Demostration for Wireless Communications over Higer Spectrum 
Band (6-15GHz)”, by the re-configuration and modules selection of digital front-end. 
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1.1.1  无线通信技术的发展 
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号处理都通过软件编程在通用的运算单元 GPP（例如通用 CPU、GPU 等）上实
现，一般情况下，GPP 还承担除通信模块以外的其它软件执行任务，这种多软件
模块复用 GPP 的方式赋予软件无线电低成本极大的可能性。 




















































1.2  论文章节安排 









 第四章着重介绍基于 FPGA 的以太网接口设计与实现，以太网口是连接
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